We demonstrate multi gigahertz polysilicon electro-optic modulator fabricated using low temperature excimer laser annealing technique compatible with CMOS backend integration. Carrier injection modulation at 3 Gbps is achieved. The vast majority of silicon photonics is built on Silicon On Insulator (SOI) process while the majority of electronics, including CPUs and memory, are not built on SOI process. This discrepancy limits the application and full integration potential of silicon photonics. Silicon photonics has been forced to use the SOI platform due to its requirement for a single-crystalline silicon layer and optical guiding. Furthermore, complications arise because bulkSi or SOI CMOS material stack contains only a single c-Si layer, dedicated to Front End Of the Line (FEOL) processing used in fabricating transistors. This limits current state of the art photonic integration to a single layer, and also presents a costly challenge of squeezing photonic processing requirements into a very delicate and already complex FEOL process module [1]. Despite these limitations, c-Si requirement remained mostly unchallenged. As a result, integration efforts have been largely limited to SOI based photonics [2,3] and flip-chip bonding SOI photonics to CMOS [4,5] to avoid FEOL process complexity.
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We demonstrate the first high speed electro-optic modulator fabricated on low temperature deposited silicon, compatible with CMOS Back End Of the Line(BEOL) integration. As a result, we are not bound by any of the limitations discussed above. We begin processing with a silicon wafer with 4 μm of SiO 2 on top as under-cladding, and deposit undoped amorphous silicon using Plasma Enhanced Chemical Vapor Deposition (PECVD). A series of electron beam lithography followed by ion implantation of boron or phosphorous is performed on the amorphous silicon to dope the P, N, P++, and N++ regions on the a-Si film. The wafer is then annealed at 450 ˚C in argon ambient for 1 hour to dehydrogenate the PECVD a-Si film, followed by a-Si crystallization using excimer laser anneal (ELA). ELA is performed using a XeCl excimer laser at 308 nm with pulse duration of ~35 ns at various energy fluences. This ELA step not only crystalizes the a-Si into polysilicon, but also activates the dopants electrically, which is critical to maintaining the process thermal budget below BEOL compatible level. Following ELA, the excess surface roughness produced by the crystallization process is polished using Chemical Mechanical Polish (CMP) to 1-2 nm RMS smoothness. Waveguide and slab are defined using electron beam lithography, and etched using Reactive Ion Etching (RIE). Wafer is then cladded with PECVD SiO 2 at 400 ˚C, followed by electrical contact formation and metallization. The thermal budget of the process flow is compatible with CMOS backend integration. The highest thermal budget is imparted by dehydrogenation anneal for 1 hour at 450 ˚C. This anneal is required to prevent PECVD thin film from ablating during ELA due to rapid outgassing. Dehydrogenation thermal budget can be significantly reduced by optimizing PECVD deposition, or removed completely by using evaporated material. All other steps of the process flow including the ELA occur at or below 400 ˚C for much shorter durations.
We characterized passive ring resonators with radius of 20μm to be suitable for up to 15 GHz modulation bandwidth. The ring resonators have loaded Q-factor of 12,000 corresponding to ~28 dB/cm of loss within the ring, and 10 dB of extinction ratio as shown in Fig.1.(a) . This loss is significantly higher than other demonstrations of polysilicon waveguides [6, 7] . Excess loss comes from residual roughness from CMP process and relatively small polysilicon grain size of ~150 nm, which can both be improved by an order of magnitude. We also measured the diode IV curve as shown in Fig.1.(b) , which clearly shows turn on behavior around 0.7 V as expected for silicon. It also has low reverse leakage current of 62 nA at -5 V, and series resistance is extracted to be less than 10 Ω. This demonstrates that ELA polysilicon has great dopant activation characteristics leading to excellent contact resistance and crystalline silicon-like diode behavior.
We tested polysilicon ring modulators in the carrier injection mode and observed GHz operation. Intrinsic EO bandwidth was limited to below 1 GHz using conventional driving signal, as expected with carrier injection modulators. We used pre-emphasis driving technique to the polysilicon modulators, demonstrating an open eye diagram at 3 Gbps in Fig.2.(a) . The eye opening was limited by the low extinction ratio and Q factor of the fabricated modulators due to doping misalignment, as well as unfiltered excess EDFA noise. We also observed modulation in depletion mode operation using RF spectrum analyzer, providing a straight path forward to scaling the modulation speed to 10 Gbps and beyond as achieved by c-Si photonic devices.
In this work, we demonstrated a low temperature, deposited silicon modulator operating at 3 Gbps. With larger polysilicon grain size from improved ELA and reverse bias operation, we expect deposited silicon modulator to have comparable performance to its crystalline counterparts. This novel platform shows promise in helping silicon photonics break free from its SOI mold, opening up a new array of possibilities for silicon photonics including photonics on DRAM and flexible substrates. 
